Thread Rating:
  • 1 Vote(s) - 1 Average
  • 1
  • 2
  • 3
  • 4
  • 5
DSP Enhanced FPGA
Post: #1

Rapid advances in silicon technology and high demand of multimedia applications on wireless networks have spurred the research and development of computationally intensive signal processing and communication systems on FPGAs and Application Specific Integrated Circuits (ASICs).

These advancements also offer mystical solutions to historically intractable signal processing problems resulting in major new market opportunities and trends. Traditionally for signal processing specific applications off the shelf Digital Signal Processors (DSPs) are used.

Exploiting parallelism in algorithms and mapping them on VLIW processors are tedious and do not always give optimal solution. There are applications where even multiple of these DSPs cannot handle the computational needs of the applications.

Recent advances in speed, density, features and low cost have made FPGA processors offer a very attractive choice for mapping high-rate signal processing and communication systems, specially when the processing requirements are beyond the capabilities of off the shelf DSPs.

In many designs a combination of DSP and FPGA are used. The more structured and arithmetic demanding parts of the application are mapped on the FPGA and less structured parts of the algorithms are mapped on off the shelf DSPs.

This seminars presents the basic structure of FPGAs and the different features of DSP Enhanced FPGAs
Post: #2


In today’s world, there is a continuous need for automatic appliances with the increase in standard of living; there is a sense of urgency for developing circuits that would ease the complexity of life.
The objective of this project is to make a controller based model to count number of persons visiting particular room and display on the LCD, if the room capacity exceeds then buzzer will be ON.
In our project we use IR sensors to detect the presence of a person. According to this project, two IR sensors are placed apart with a fixed known distance. When ever IR rays are interrupted by a person during first sensor the count up timer is started. This count value is displayed on the LCD; if it is obtained at second sensor then the count will be decreases depending upon the crowd. If the count value exceeds the preloaded count then Microcontroller ON the Buzzer it will makes a sound.
Post: #3
This article is presented by:
S. N. Singh
A. K. Singh
FPGA Based Sinusoidal Pulse Width
Modulated Waveform Generation for Solar
(PV) Rural Home Power Inverter

With the increasing concern about global environmental protection and energy demand due to rapid growth of population in developing countries and the diminishing trend of resources of conventional grid supply, the need to produce freely available pollution free natural energy such as solar/wind energy has been drawing increasing interest in every corner of the world. In an effort to utilize these energies effectively through Power converter, a great deal of research is being carried out by different researchers / scientist and engineers at different places in the world to meet the increasing demand of load . The study presents methodology to integrate solar (PV) energy (which is freely available in every corner of the world) with grid source and supplement the existing grid power in rural houses during its cut off or restricted supply period. In order to get consistency in supply a DG is also added as a standby source in the proposed integration of network. The software using novel Direct PWM modulation strategy and its soft control features extend the flexibility to control converter (inverter) parameters like voltage, frequency, number of samples of PWM pulses constituting sine-wave without changing any hardware configuration in the circuit. The system simulation of PWM Pulse generation has been done on a XILINX based FPGA Spartan 3E board using VHDL code. The test on simulation of PWM generation program after synthesis and compilation were recorded and verified on a prototype sample.

HE basic need of an electrical energy is increasing with the rapid growth of population in urban, sub-urban and rural sectors. On the other end, the conventional grid supply in a grid connected area has become standstill due to diminishing trend of raw material resources and its further extension is not possible due to various technical, political and economic reasons. To meet the excess energy demand, alternative renewable energy sources like solar/wind etc with energy storage device i.e. Battery are being used to work as a standalone power source or in sharing mode with Grid or DG power source. Among these two sources solar energy is preferred as it is easily available in every part of the country in the world where as wind energy is restricted to the coastal area only. A purely solar power converter, if used alone, may become very expensive as far as initial investment is concerned. Further, due to varying solar insolation, the battery barely gets time to fully charge from a single PV source due to varying sun radiation or from the limited available grid source especially in rural sector to its full extent. Hence the solar power system needs to be integrated with supplementary additional DG back up sources in order to deliver 24 hour power. The system can also work as a standalone power source in a grid deprived area in remote rural sectors by adding more number of PV modules and battery bank. The optimal utilization of these sources is possible with efficient smart adaptive Power converter and adopting optimal load management. In the present study, the Pulse width modulated (PWM) adaptive intelligent Power converter (inverter) has been designed and developed where the input DC power stored in the battery bank, obtained through PV and /or Grid sources, has been digitized to produce a sequence of PWM pulses (approximated to a sine wave) at the output of power converter and deliver power to the load. The traditional analog Sine-Triangular method for generating PWM pulses adopt the technology where a high frequency carrier signal is compared with sinusoidal wave as reference signal, set at desired output frequency [1], and thus needed two signals to produce PWM signal In the present scheme, the PWM pulses are directly generated using a new technique through software program coded with VHDL and downloaded in FPGA Spartan 3E starter kit to produce base drive signals for inverter power device switches. The FPGA VLSI technology offers a fast system with many more advantages as compared to other conventional technology including DSP based controller etc. The software program can easily be changed to optimize and control the inverter parameters like frequency, voltage amplitude, number of PWM pulses in half cycle etc. without changing the hardware circuit. The PWM output waveform designed with high number of PWM pulses in a half cycle can produce a low value of THD content (less than 3-5% THD) and approximate very near to a sine wave which is comparable with the quality of the sine wave of the grid supply.

For more information about this article,please follow the link:
Post: #4
hey pls send me a ppt on dsp enhanced fpga.....
Post: #5
In order to get consistency in supply a DG is also added as a standby source in the proposed integration of network. The software using novel Direct PWM modulation strategy and its soft control features extend the flexibility to control converter (inverter) parameters like voltage, frequency,


Important Note..!

If you are not satisfied with above reply ,..Please


So that we will collect data for you and will made reply to the request....OR try below "QUICK REPLY" box to add a reply to this page
Popular Searches: project on dsp for students, yamaha dsp e1000, dsp speech, dsp delaware, yamaha dsp e1000 manual servis, fpga bitstream, widen enhanced specialized mobile radio,

Quick Reply
Type your reply to this message here.

Image Verification
Image Verification
(case insensitive)
Please enter the text within the image on the left in to the text box below. This process is used to prevent automated posts.

Possibly Related Threads...
Thread: Author Replies: Views: Last Post
  FPGA-Based Embedded System Implementation of Finger Vein Biometrics seminar project explorer 3 1,742 20-06-2016 05:09 PM
Last Post: computer science crazy
  A DSP based on on-line UPS seminar class 4 2,324 19-12-2015 01:10 PM
Last Post: seminar report asees
Tongue High Performance DSP Architectures Computer Science Clay 1 1,601 29-11-2012 12:34 PM
Last Post: seminar details
  High Performance DSP Architectures computer science crazy 1 952 29-11-2012 12:34 PM
Last Post: seminar details
  Enhanced Text Steganography in SMS computer girl 0 783 07-06-2012 12:22 PM
Last Post: computer girl
Last Post: ravikumar.r
  ROBOT ARM CONTROLLER USING FPGA Wifi 4 2,839 31-01-2012 12:32 PM
Last Post: poirei
  Multi-User FPGA seminar-database 1 773 24-05-2011 02:06 PM
Last Post: maggielfw
  Giga-Scale FPGA Implementation seminar-database 0 857 23-05-2011 08:46 AM
Last Post: seminar-database
  Web Server for High Performance Biological Sequence Alignment Based on FPGA seminar-database 0 883 23-05-2011 08:15 AM
Last Post: seminar-database