Thread Rating:
  • 0 Vote(s) - 0 Average
  • 1
  • 2
  • 3
  • 4
  • 5
FinFET Technology
Post: #1

The introduction of FinFET Technology has opened new chapters in Nano-technology. Simulations show that FinFET structure should be scalable down to 10 nm. Formation of ultra thin fin enables suppressed short channel effects.

It is an attractive successor to the single gate MOSFET by virtue of its superior electrostatic properties and comparative ease of manufacturability.

Since the fabrication of MOSFET, the minimum channel length has been shrinking continuously. The motivation behind this decrease has been an increasing interest in high speed devices and in very large scale integrated circuits.

The sustained scaling of conventional bulk device requires innovations to circumvent the barriers of fundamental physics constraining the conventional MOSFET device structure. The limits most often cited are control of the density and location of dopants providing high I on /I off ratio and finite subthreshold slope and quantum-mechanical tunneling of carriers through thin gate from drain to source and from drain to body.

The channel depletion width must scale with the channel length to contain the off-state leakage I off. This leads to high doping concentration, which degrade the carrier mobility and causes junction edge leakage due to tunneling. Furthermore, the dopant profile control, in terms of depth and steepness, becomes much more difficult.

The gate oxide thickness tox must also scale with the channel length to maintain gate control, proper threshold voltage VT and performance. The thinning of the gate dielectric results in gate tunneling leakage, degrading the circuit performance, power and noise margin.
Post: #2
Hey pls can u provide me with a pdf or more details of this seminars. Am really interested in this topic.Pls help
Post: #3
my mail id is aarunb88[at]
pls reply asap
Post: #4
Pls send me Fin FET Technology full report
Post: #5
Thumbs Up 
This article is presented by:
ECE 4th



Recent issues with scaling
Proposed solutions
Proposed Architectures

Recent issues with power crisis

FinFET Fabrication

FinFET Modeling

What is expected ?

Design Time

Device Scaling

Channel Width  Channel Length
To insure that optimal W/L ratios are available

Drain-to-Source Voltage  Channel Length
To maintain a constant electric field from source to drain

Gate-Oxide Thickness  Channel Length
To maintain control of the energy barrier in the channel through increasing the capacitive coupling from the gate

Channel Doping Density  1/(Channel Length)
Maintain a reasonable number of dopants in the decreasing channel area
Post: #6
give me some more information about finfet technologyRolleyesRolleyesRolleyes
Post: #7
we are intrested in this topic..can u pls provide more info?
Post: #8
Multi-gate FET, e.g. FinFET devices are the most promising contenders to replace bulk FETs in sub- 45 nm CMOS technologies due to their improved sub threshold and short channel behavior, associated with low leakage currents. The introduction of novel gate stack materials (e.g. metal gate, high-k dielectric) and modified device architectures (e.g. fully depleted, undoped fins) affect the analog device properties significantly. First measurements indicate enhanced intrinsic gain (gm/gDS) and promising matching behavior of FinFETs. The resulting benefits regarding the speed-accuracy-power trade-off in analog circuit design will be shown in this work. Additionally novel device specific effects will be discussed. The hysteresis effect caused by charge trapping in high-k dielectrics or self-heating due to the high thermal resistor of the BOX isolation are possible challenges for analog design in these emerging technologies.
To gain an early assessment of the impact of such parasitic effects SPICE based models are derived and applied in analog building blocks.
2.1 FinFET structure and layout
• The double-gate FinFET—a promising candidate to continue CMOS scaling deep into the nanometer regime
• Gate straddles thin silicon fin, forming two conducting channels on sidewalls
3.1 3D view of FinFET
2.2 Layout similar to bulk-Si MOSFET

Fig. 2.2 Bulk-Si MOSFET
Fig. 2.3 Multi-fin layout
Source (all images): T-J King, et al, “FinFET Technology Optimization…”
2.3 FinFET modeling approach
• Need a suitable SPICE model for initial design based on transistor I-V and high-frequency AC characteristics
• Modeling approaches
• Small-signal equivalent model
• Uses simple lumped circuit elements
• Suitable for only selected bias points
• Avoids need for complete device model
• Valid only for small-signal operation
• Subcircuit model (adapt 60-GHz CMOS approach)
• Begin with core BSIMSOI model
• Extend core subcircuit with extrinsic parasitics (BSIMSOI3.1 already includes gate resistance model)
• DC I-V curve fitting to extract core BSIM parameters
• Small-signal Y-parameter fitting to extract parasitic component values
• Also suitable for large-signal simulation
Post: #9
Give Research paper about finfet technology
Post: #10
to get information about the topic"FinFET Technology" please the link bellow
Post: #11
plz can u send me the soft copy .. topic is: comprehensive viva based on gate syllabus ... im interest on this topic... my email id is chetan1496[at]
Post: #12
To get full information or details of FinFET Technology please have a look on the pages

if you again feel trouble on FinFET Technology please reply in that page and ask specific fields in FinFET Technology
Post: #13
plz provide ppt am intersted in fet technology so kindely send ithis ppt
Post: #14
To get full information or details of FinFET Technology please have a look on the pages

if you again feel trouble on FinFET Technology please reply in that page and ask specific fields in FinFET Technology

Important Note..!

If you are not satisfied with above reply ,..Please


So that we will collect data for you and will made reply to the request....OR try below "QUICK REPLY" box to add a reply to this page
Tagged Pages: finfet topic in the ec seminar topics,
Popular Searches: seminar topics finfet, finfet technology report, finfet capacitance, finfet design, finfet details pdf, soi finfet silvaco code, tunnel finfet silvaco code,

Quick Reply
Type your reply to this message here.

Image Verification
Image Verification
(case insensitive)
Please enter the text within the image on the left in to the text box below. This process is used to prevent automated posts.

Possibly Related Threads...
Thread: Author Replies: Views: Last Post
  5G technology dhanya1987 8 10,514 11-04-2016 11:21 AM
Last Post: dhanyavp
  Cellonics Technology computer science crazy 3 2,452 05-09-2014 09:45 PM
Last Post: seminar report asees
  Latest Invention: Acoustic Ear-scanning Technology to Help Avoid Theft project report helper 10 7,289 20-08-2014 09:02 PM
Last Post: preethikrishna
  RFID Technology computer science crazy 4 3,445 09-08-2014 07:10 PM
Last Post: Guest
  Seminar Report On Optical Computing Technology mechanical wiki 3 3,428 27-07-2013 12:41 PM
Last Post: computer topic
Question Sixth Sense Technology nitins60 41 71,766 22-06-2013 10:46 AM
Last Post: Guest
  Blue Eyes Technology sprity 21 27,949 30-01-2013 12:54 PM
Last Post: seminar details
  3G MOBILE COMMUNICATION TECHNOLOGY full report seminar presentation 21 27,976 29-01-2013 11:06 AM
Last Post: seminar details
  Cellonics Technology computer science crazy 25 25,656 10-01-2013 03:34 PM
Last Post: seminar details
Photo THE INTEL MMX? TECHNOLOGY seminar projects crazy 2 2,697 10-01-2013 02:43 PM
Last Post: seminar details