Thread Rating:
  • 0 Vote(s) - 0 Average
  • 1
  • 2
  • 3
  • 4
  • 5
Multiplier Accumulator Component VHDL Implementation
Post: #1


As integrated circuit technology has improved to allow more and more
components on a chip, digital systems have continued to grow in complexity. As digital systems have become more complex, detailed design of the systems at the gate and flip-flop level has become very tedious and time consuming. For this reason, use of hardware description languages in the digital design process continues to grow in importance.

A hardware description language allows a digital system to be designed and debugged at a higher level before conversion to the gate and flip-flop level. Use of synthesis CAD tools to do this conversion, is becoming more widespread. This is analogous to writing software programs in a high level language such as C, and then using a compiler to convert the programs to machine language. The two most popular hardware description languages are VHDL and Verilog.

The MAC unit provides high-speed multiplication, multiplication with cumulative addition, multiplication with cumulative subtraction, saturation, and clear-to-zero functions. These operations are extensively used in Fast Fourier Transforms required by the MP3 Chip. The 16 bit multiplier accumulator unit is based on the multiplier accumulator specification of the Analog Devices ADSP2181 chip.

Field Programmable Gate Arrays (FPGAs) are being used increasingly in embedded general purpose computing environments as performance accelerators. This new use beyond the traditional usage as glue logic and as a rapid prototyping enabler has also renewed interest in the FPGA architecture. The fine grain reconfigurability of the FPGA architecture makes it an ideal candidate for use in system-on-chip environments that strive to integrate heterogeneous programmable architectures

Important Note..!

If you are not satisfied with above reply ,..Please


So that we will collect data for you and will made reply to the request....OR try below "QUICK REPLY" box to add a reply to this page
Popular Searches: vhdl division implementation, vanos accumulator, lut multiplier, 2 2matrix in vhdl, array multiplier vhdl, vhdl x 2, autocorrelation in vhdl,

Quick Reply
Type your reply to this message here.

Image Verification
Image Verification
(case insensitive)
Please enter the text within the image on the left in to the text box below. This process is used to prevent automated posts.

Possibly Related Threads...
Thread: Author Replies: Views: Last Post
  DESIGN AND IMPLEMENTATION OF GOLAY ENCODER AND DECODER computer science crazy 2 1,864 26-08-2016 03:46 PM
Last Post: anasek
  GSM based SCADA implementation using Microcontroller project report tiger 19 12,507 31-05-2016 12:13 PM
Last Post: dhanyavp
Last Post: Guest
  DESIGN AND IMPLEMENTATION OF RADIX-4 BOOTH MULTIPLIER USING VHDL project computer science technology 8 10,142 12-11-2013 05:36 AM
Last Post: Guest
  Design of Hybrid Encoded Booth Multiplier with Reduced Switching Activity Technique seminar class 1 1,563 01-12-2012 12:08 PM
Last Post: seminar details
  Implementation of Static VAR Compensator for Improvement of Power System Stability seminar class 1 1,386 17-11-2012 11:38 AM
Last Post: seminar details
  IMPLEMENTATION OF ADVANCED ENCRYPTION STANDARD (AES) computer science crazy 5 3,672 14-03-2012 02:50 PM
Last Post: kapilbanga111
  Low Power Multiplier Implementation full report project topics 4 2,949 29-02-2012 09:55 AM
Last Post: seminar paper
  DESIGN OF EFFICIENT MULTIPLIER USING VHDL seminar surveyer 2 3,282 29-02-2012 09:55 AM
Last Post: seminar paper
  VLSI Design and Implementation of Low Power MAC Unit with Block Enabling Technique seminar class 5 2,324 23-02-2012 10:25 PM
Last Post: Divya Dp