Thread Rating:
  • 0 Vote(s) - 0 Average
  • 1
  • 2
  • 3
  • 4
  • 5
Tri-Gate Transistor
Post: #1

Please send me some intersting information on this thread not the regular 3Dsize and
heat dissipation
Post: #2
Tri-gate transistors and methods to fabricate same
This invention provide a method for effecting uniform silicon body height for silicon-on-insulator transistor fabrication.In a form of the method, a sacrificial oxide layer is disposed upon a semiconductor substrate. The oxide layer is etched to form a trench. which is then filled with a semiconductor material. This deposited semiconductor material is then planarized with the remainder of the oxide layer and the remainder of the oxide layer is then removed.

As the scale of integration increases, the present technology of transistor fabrication becomes increasingly obsolete. For example in the present silicon-on-insulator (SOI) transistors are fabricated by coating a substrate with an insulator (e.g., glass or silicon oxide) layer. A second silicon wafer is then bonded to the insulator layer and thinned to a desired thickness . This thinning process is very difficult to control with great accuracy.Here, a portion of the fabrication process for creating a tri-gate SOI transistor is shown. A carrier wafer layer of silicon substrate, has an insulator layer of silicon dioxide deposited on it. a silicon dioxide layer may be grown on a silicon substrate.a transfer wafer is then bonded to the insulator layer to allow for bonding through a heat-induced hydrogen bonding process. The transfer wafer is approximately 600 microns thick.It is is then thinned to a dimension of 50-60 nm through a wet etch and polish process for example. hydrogen implantation method is also used. The bonded pair is then heated to effect a high temperature cleave of the hydrogen-doped interface. Following this, the transfer wafer surface is polished or treated in other ways to planarize the surface or further reduce the thickness. The thickness can be controlled to within a few angstroms(1 angstrom=10^-10 m). the transfer wafer on thinning results in filmlayer. The film layer is then selectively etched using lithography techniques to create silicon bodies for the transistors.
as the gate length, and hence, the desired body height decreases, current fabrication methods exhibit serious disadvantages. The methods of thinning the transfer layer to obtain the film layer are capable of producing a film layer of approximately 20 nm thickness that does not vary by more than approximately 10%. But these methods fail to produce the required uniformity for thinner film layers and hence current methods of fabricating SOI transistors are incapable of yielding transistors with gate lengths smaller than approximately 50 nm. Other than that, the process of bonding the carrier wafer and transfer wafer, and the process of thinning the transfer wafer to the desired thickness are difficult to control and costly.

For full details, follow this link:

Post: #3
please read for getting more details about trigate transistor informations

Important Note..!

If you are not satisfied with above reply ,..Please


So that we will collect data for you and will made reply to the request....OR try below "QUICK REPLY" box to add a reply to this page
Popular Searches: history of tri gate transistor, pdf file of tri gate technology, integrated gate dual transistor, ppt of tri gate transister, pdf file of tri gate tecchnology, triathlon training tri, go javas tri nagar contact,

Quick Reply
Type your reply to this message here.

Image Verification
Image Verification
(case insensitive)
Please enter the text within the image on the left in to the text box below. This process is used to prevent automated posts.

Possibly Related Threads...
Thread: Author Replies: Views: Last Post
  AUTOMATIC RAILWAY CROSSING GATE CONTROLLER sneha challa 7 10,297 13-02-2015 07:56 PM
Last Post: Guest
Video Automatic Railway Gate Control & Track Switching sanakkiyan 2 2,224 11-06-2012 03:05 PM
Last Post: computer girl
  Electrical Sluice Gate Screw Hoist Jack Systems nosenkw 0 381 14-03-2012 02:19 PM
Last Post: nosenkw
Last Post: seminar paper
  Electronic Power Generator using Transistor sauravadams 2 3,475 26-02-2012 02:21 PM
Last Post: Guest
  unmaneed rail gate himanshu18 1 647 23-02-2012 01:48 PM
Last Post: seminar paper
  microcontroller based automated railway gate skittle 1 577 31-12-2011 09:51 AM
Last Post: seminar addict
  Smartcard based Toll Gate Automation System mutandiwai 0 923 10-12-2011 09:24 PM
Last Post: mutandiwai
  Development of model for a voltage/memory storage device utilising a floating gate MO admin 0 340 16-11-2011 11:22 AM
Last Post: admin
  Development of model for a voltage/memory storage device utilising a floating gate rampranee 0 353 16-11-2011 08:37 AM
Last Post: rampranee