Thread Rating:
  • 0 Vote(s) - 0 Average
  • 1
  • 2
  • 3
  • 4
  • 5
VLSI Implementation of the Fourphase Pulse Compression Sequences
Post: #1



Fourphase codes have been widely used in radar and communication areas, but the synthesis of Four phase codes with good merit factor is a nonlinear multivariable optimization problem, which is usually difficult to tackle. To get the solution of above problem many global optimization algorithms like genetic algorithm, simulated annealing, and tunneling algorithm were reported in the literature. However, there is no guarantee to get global optimum point. In this paper, a novel and efficient VLSI architecture is proposed to design Four phase Pulse compression sequences with good Merit factor. The VLSI architecture is implemented on the Field Programmable Gate Array (FPGA) as it provides the flexibility of reconfigurability and reprogram ability. The implemented architecture overcomes the drawbacks of non guaranteed convergence of the earlier optimization algorithms. Index Terms” Pulse compression, Binary sequence, VLSI architecture, Merit Factor, Sidelobe energy, FPGA

Presented By:
K. Subba Rao2 and M. Srinivasa Rao3
1V.N.R. V.J.I.E.T /ECE Department, Hyderabad, India


Pulse compression codes with low autocorrelation side lobe levels and high merit factor are useful for radar [1], channel estimation, and spread spectrum communication applications. Pulse compression can be defined as a technique that allows the radar to utilize a long pulse to achieve large radiated energy but simultaneously obtaining the range resolution of a short pulse. Theoretically, in pulse compression, the code is modulated onto the pulsed waveform during transmission. At the receiver, the code is used to combine the signal to achieve a high range resolution. Range-resolution is the ability of the radar receiver to identify near by targets. The main criterion of good pulse compression is the Merit factor and discrimination. Merit factor is used to measure whether coded signal is a good or poor. This means that a code with high Merit factor is a good code while a code with low Merit factor is a poor code.

Important Note..!

If you are not satisfied with above reply ,..Please


So that we will collect data for you and will made reply to the request....OR try below "QUICK REPLY" box to add a reply to this page
Popular Searches: tracking moving objects in video sequences, ieee seminar pdf for vlsi implementation of ofdm, stimulus response sequences, topic mining over asynchronous text sequences, vlsi implementation of ofdm ppt, ppt of vlsi implementation of ofdm, ppt on vlsi implementation on ofdm,

Quick Reply
Type your reply to this message here.

Image Verification
Image Verification
(case insensitive)
Please enter the text within the image on the left in to the text box below. This process is used to prevent automated posts.

Possibly Related Threads...
Thread: Author Replies: Views: Last Post
  FPGA-Based Embedded System Implementation of Finger Vein Biometrics seminar project explorer 3 1,738 20-06-2016 05:09 PM
Last Post: computer science crazy
  Implementation Issues in Spectrum Sensing for Cognitive Radios seminar surveyer 3 2,733 16-03-2015 02:23 PM
Last Post: seminar report asees
  LOW POWER VLSI On CMOS full report project report tiger 15 13,326 09-12-2014 06:31 PM
Last Post: seminar report asees
  digital tv using vlsi system full report computer science topics 5 5,058 07-03-2014 09:58 PM
Last Post: computer topic
  IMPLEMENTATION OF SRAM USING MICRO WIND TOOL projectsofme 2 1,956 11-04-2013 10:53 AM
Last Post: computer topic
  Implementation of Obstacle Avoidance and ZigBee Control Functions for Omni Directiona seminar class 3 1,997 12-02-2013 09:16 AM
Last Post: Guest
Last Post: Guest
  MPEG-2 VIDEO COMPRESSION TECHNIQUE full report project topics 4 4,972 24-10-2012 12:21 PM
Last Post: Govind Mohan
  Seminar Report on Audio Compression computer girl 0 571 11-06-2012 02:14 PM
Last Post: computer girl
  VLSI CHIP MAKING’S SINGULAR FUTURE seminar surveyer 2 1,370 12-03-2012 10:27 AM
Last Post: seminar paper